Kishankumar R. Patel

16, Shreenagar society, Nr.Big Bazaar, A.V.Road, Anand-388 001

🛿 (+91) 85304 33001 | 🖾 kishankumarpatel.ec@gmail.com | 🏶 kishanpatelec.github.io | 🖸 kishanpatelec | 🛅 KishanrPatel

Career Objective __

To work for an organization that can provide a challenging environment to enhance the technical and professional skills.

Education

Chandubhai S. Patel Institute Of Technology (CHARUSAT University)

B.Tech in Electronics and Communication Engineering • CGPA: 9.39

Dadabhai Navroji High school, GSHSEB

- HIGHER SECONDARY EDUCATION, H.S.C
- Score: 84.33 %

Dadabhai Navroji High school, GSHSEB

SECONDARY EDUCATION, S.S.C

• Score: 85.67 %

Skills_

Software Knowledge : Xilinx ISE, Icarus Verilog, ATMEL STUDIO, Arduino IDE, Proteous, 8086 Emulator Hardware Knowledge : FPGA Spartan 6, 8086 microprocessor, AVR microcontroller, LPC2148, Arduino Languages: Verilog HDL, C, Python, C++

Communication Protocol: USART, SPI, I2C

Subject Interest : Digital Circuits, Digital System Design Using Verilog, VLSI, 8086 Microprocessor, AVR Micro-controller

Projects _____

Implementation of RTL code for generalized 8-bit Sequence Detector(256 sequences)

RESPONSIBILITIES

- Developed RTL code for each state with functionality of changing the sequence on reset.
- Verified this RTL code by testbench.

Technologies

Language : Verilog HDL

Software : Xilinx ISE

Available on : https://github.com/kishanpatelec/Overlapping-8-bit-Sequence-detector-for-256-sequences

Implementation of RTL code of UART for Bluetooth module

RESPONSIBILITIES

• Developed RTL code for Baud Rate Generator, Rx and Tx.

• Implemented on Hardware: Bluetooth module to mobile and mobile to bluetooth module communication.

Technologies

Language : Verilog HDL Hardware : Waxwing SPARTAN 6 FPGA Development Board, Bluetooth module HC-05 Tool : Mobile App Bluetooth Terminal

Available on : https://github.com/kishanpatelec/UART-for-bluetooth-module

Distance measurement with FPGA using Ultrasonic Sensor

RESPONSIBILITIES

• Developed RTL code for calculating distance.

• Developed RTL code to display the distance on 3 digit seven-segments.

Technologies

Language : Verilog HDL

Hardware : Waxwing SPARTAN 6 FPGA Development board, Ultrasonic sensor HC-SR04

CHARUSAT, Changa

Anand

Changa, Anand

3rd year Pursuing

July 2014 - March 2016

Anand July 2013 - March 2014

CHARUSAT, Changa

CHARUSAT, Changa

Feb, 2019

Jan, 2019

Oct, 2018

Design and Development of multi floor Elevator System using micro controller

RESPONSIBILITIES

- Developed Embedded C code for 8 floor Elevator System.
- Developed working model in Proteus.

Technologies

Language : Embedded C

Software : Atmel Studio 7, Proteus

Summer Internship

Scripting languages: Perl & TCL

RESPONSIBILITIES

- Exercises on Perl & TCL
- Presentations : ASIC Flow, Wireless charging technology

Robot Operating System(ROS)

RESPONSIBILITIES

- ROS File System, ROS Packages, ROS Graph Layer
- Basics of OpenCV
- · Designed robot model through packages, XML file and launch file

Extracurricular Activity ____

Techfest : Cognizance(Chandubhai S. Patel Institute of Technology, CHARUSAT)	Changa, Anand
Gained knowledge and learned by actively Participating in Techfest	20-21 Sep. 2018
Participated in event Line Ranger	
Made an automated robot called line follower robot	
Secured 3rd position	
Techfest : Footprints(Maharaja Sayajirao University)	Vadodara, Gujarat
Gained knowledge and learned by actively Participating in Techfest	23-24 Feb. 2018
 Participated in group event ROBOWAR(fight of robots) 	
Made a mechanical robot with enhanced design and structure	
Secured 5th position among 24 groups from all over India	
Techfest : Tesseract(Pandit Deendayal Petroleum University)	Gandhinagar, Gujarat
Gained knowledge and learned by actively Participating in Techfest	11 Nov. 2017
 Participated in group event ROBOWAR(fight of robots) 	
Made a mechanical robot	
Secured first position	

References

Prof. Jignesh Patoliya CHARUSAT, Changa Email ID : jigneshpatoliya@charusat.ac.in Mo.(+91) 97277 06794

Declaration

I hereby declare that the information furnished above is true to the best of my knowledge. I do hereby declare that above particulars of information and facts stated are true, correct and complete to the best of my knowledge and belief.

Prof. Dharmendra Chauhan

Email ID : dharmendrachauhan.ec@charusat.ac.in

CHARUSAT, Changa

Mo.(+91) 99094 54907

Place : Anand

Date: 15/03/2019

Signature

Kishankumar R. Patel

CHARUSAT, Changa Oct, 2018

eInfochips, Ahmedabad 24 May - 5 July 2019

> CHARUSAT, Changa 14 May -2 June 2018